In this paper, we present a novel method for merging sets of computational patterns into a reconfigurable cell respecting design constraints and optimizing specific design aspects. Each cell can then be used in a run-time reconfigurable processor extension. Our method uses constraint programming to define the pattern merging problem and therefore can easily include design constraints and optimize different design aspects. Experiments carried out on MediaBench test suite indicate 50% average reduction of cell area without increasing critical path.
Introduction
In this paper, we consider an architecture model of an ASIP processor with extended instruction set. Extended instructions implement identified and selected computational patterns and can be executed sequentially or in parallel with the ASIP core processor instructions [13] . Our generic simplified architecture is depicted in Figure 1 . It is composed of heterogeneous cells and registers connected by an interconnection structure with the processor's data-path. The number of registers and the structure of interconnections are application-dependent. Each cell implements one or more patterns selected by our system [13] .
Systematic methods for identification and selection of computational patterns to achieve maximal coverage of a particular application graph were already presented in [11, 12] . We have also presented a new method that concurrently schedules an application and selects patterns to achieve best performance [13] . In this paper, we focus on merging computational patterns to form a corresponding optimized reconfigurable cell. Existing methods cannot control critical paths and placement of multiplexers during merging. This leads to generation of area optimized architectures that often do not satisfy timing constraints. Timing constraints are, however, very important when the clock cycle of an ASIP processor needs to be optimized. Our original approach, based on constraint programming, opens a new perspective and enables area optimization of a cell while respecting design constraints. For instance, area minimization of a merged cell without increasing its critical path is possible in our approach. The problem of merging computational patterns can be modeled using graphs. When each pattern is defined by a labeled graph, finding a suitable merge can be defined as finding the maximum common sub-graph isomorphism (MCS). This is an optimization problem that is known to be NP-hard. Formally, the problem, defined for two graphs (G 1 and G 2 ), is to find the largest induced sub-graph of G 1 isomorphic to a sub-graph of G 2 . One possible solution for this problem is to build a modular product graph [1] , in which the largest clique represents a solution for the MCS problem. The other method is to use a kind of backtracking algorithm that iteratively adds vertices which does not violate the common sub-graph condition. Our approach uses the first method and builds first a compatibility graph between two patterns and then finds a clique that maximizes a given cost function. Note, that we are not necessarily looking for a maximal clique (and MCS) but we examine solutions that optimize a particular cost function representing specific features of our reconfigurable unit.
The paper is organized as follows. In section 2 the related work on pattern merging is discussed. Section 3 introduces briefly our method and discusses constraint programming that is used in our approach. Pattern merging is discussed in section 4 that also contains the description of different architectural constraint and merging methods. Section 5 presents experimental results. Finally, conclusions are presented in section 6.
Related Work
Computational pattern merging has been explored, in first place, in the context of reconfigurable architectures. It can be carried out on fine (circuit or logic) or coarse grain level (functional blocks) but we are interested in this paper on functional reconfiguration that implies coarse grain level only. The patterns for this problem are usually modeled as graphs and graph algorithms can be applied for solving the problem. Sub-graph isomorphism has been, for example, used in [13] for identification and selection of patterns and in [3] for pattern matching and merging. Clique partitioning of compatibility graphs has been used for pattern merging in [9] . In our work, we use constraint programming and graph constraint for sub-graph isomorphism and clique finding. In this framework we can combine optimal and heuristic methods for solving pattern merging problem.
A design flow for a simple processor with a dynamically reconfigurable data-path acting as an accelerating co-processor for a specific application domain has been proposed in [6] . The authors reported significant speedup for accelerators that have data-path consisting of hardwired function units and reconfigurable interconnect. Integer Linear Programming (ILP) has been used to solve hardware resource sharing and allocation, and maximum clique finding on compatibility graphs for data-path merging. Our approach also uses compatibility graphs, but we define different design constraints and cost functions to find the best reconfigurable accelerators. We also use a constraint programming approach that makes it possible to use both heuristic and optimal methods in combination with the newest clique finding constraints [10] .
In [2] the authors present an efficient heuristic which transforms a set of custom instructions into a single hardware data-path. Their method starts with a set of customized instructions modeled as directed acyclic graphs (DAGs) and the goal is to minimize the area, not the sharing of interconnections. Their approach is based on the classic problems of finding the longest common sequence and substring of two (or more) sequences. The heuristic produces circuits that are much smaller (up to 85.33%) than those synthesized with ILP approach that do not explore resource sharing.
A high level synthesis for data-path-intensive ASIC design has been proposed in [5] . The authors propose a performance optimization using template mapping. The key of their algorithm is the introduction of the concept of bypassabililty which allows partial graph matching. A template node is said to be bypassable on some input if its output value can be set equal to this input by setting the other inputs to constants without inducing side-effects. We use and extend this concept to handle bypassable expressions of a data-path to optimize performance as well as area.
Recently, in [4] , a pattern-based high-level synthesis for FPGA resource reduction has been proposed. The paper presents a general pattern-based synthesis framework that extracts similar structures in programs. Their approach benefits of advanced pruning techniques that include extensively sensitive hashing techniques and characteristic vectors to capture similar structures. This is based on notion of graph edit distance. Considering knowledge of previously discovered patterns, the data-path generated at the binding step of the synthesis reduces interconnect costs, but with a latency overhead. We also use pruning techniques but they are incorporated in our constraint programming framework.
Background
Our method iteratively merges two computational patterns represented by graphs. In each step, a pattern selected from a pattern set and a already partially merged pattern are used to produce a new merged pattern. Compatibility graphs are created for this purpose for pairs of computational patterns. The nodes of the compatibility graph are created for shared nodes, shared connections and shared paths with bypassed nodes. Finally, the clique partitioning with a given cost function that optimizes specific design features under architectural constraints is used. The novelty of our approach is twofold. First, it is possible to apply different architectural constraints during the merging process, which was not possible using previous merging approaches and second, it is possible to solve the problem globally and even, in some cases, prove optimality for pairs of computational patterns. Figure 3 depicts merged patterns obtained using our system for the pattern set from Figure 2 . The first pattern, depicted in Figure 3 .a, was obtained under conditions corresponding to the merging approach presented in [9] . The pattern from Figure 3 .b, was obtained under conditions that the length of a critical path is three, the number of multiplexers on the critical path is zero and the bypassed nodes option is selected. Node "+1" in Figure 3 .b is a bypassed node, which only passes data without any processing for the second pattern from Figure 2 . The quality of the design has been significantly improved by applying additional architectural constraints. Both the area and the critical path are optimized. This simple example shows that the standard approach largely used in the past is not always efficient.
Unlike other approaches our system was built using the constraint programming framework, which makes it possible to combine different constraints and solve the entire problem while maximizing the weighted clique in the compatibility graph.
Constraint programming approach
Our system is implemented using our constraint programming environment [7] that provides constraint solving methods for finite domain constraints.
Formally, a constraint satisfaction problem is defined
, and C is a set of constraints. Finite domain variables (FDV) are defined by their domains, i.e. the values that are possible for them. A finite domain is usually expressed using integers, for example x :: 1..7. A constraint Clique finding is known to be a difficult problem and maximal clique finding is known to be NP-hard. In our work, we use a clique constraint, Clique. This constraint takes as an argument a graph and a finite domain variable defining a size of its clique (K). The constraint assures that 0/1 variables assigned to its nodes are one if related nodes belong to a clique and K defines the size of the clique. Variable K can be used to get a size of a clique, to constrain its size or to find maximal clique by maximizing the value of this variable. The consistency method implemented by the Clique constraint is based on algorithms of [10] . That approach has proved to solve many difficult problems as well as, for the first time, solve a number of problems with unknown results. In our experiments we have solved many large graphs rather quickly. For example, a weighted clique is found in a graph with 2,122 nodes and 2,116,470 edges in ∼ 2s.
Pattern Merging
The idea of pattern merging briefly sketched in section 3 is implemented in the pattern merging algorithm. The algorithm accepts input pattern set and produces a merged pattern. The pattern merging is composed of a pre-processing part and an iterative part. In the pre-processing part, the reordering function can be applied to the input pattern set for critical path optimization.
During each iteration of the iterative part, the pattern merging method is executed for two patterns: the temporary merged pattern and the next pattern selected from pattern set. The merging method is composed of several steps, such as compatibility graph generation, constraint generation for weighted clique problem, constraint generation for critical path problem, constraint generation for multiplexer minimization problem and optimization. The optimization step uses our solver [7] and works on compatibility graph and generated constraints. Critical path and multiplexer constraints are only generated when respective options are (
The last step of the iterative part is an update procedure, which is applied to the new pattern set composed of all patterns already used in the merging process. This procedure injects into these patterns information about shared nodes and information about multiplexer placement on critical paths. This is carried out when the option on multiplexer limit is selected. The compatibility graph is undirected graph CG = (V c , E c ), where V c is a set of vertices and E c ⊆ V c ×V c is a set of edges. Assuming two pattern graphs, G i = (V i , E i ) and G j = (V j , E j ) the compatibility graph contains three types of nodes:
Compatibility Graph
• regular nodes denoted as u i /u j , where u i ∈ V i and u j ∈ V j , • edge nodes denoted as (u i , v i )/(u j , v j ), where (u i , v i ) ∈ E i and (u j , v j ) ∈ E j , and • path nodes denoted as (u i , w i , . . . , v i )/(u j , v j ), where (u i , w i , . . . , v i ) is a simple path in G i with the sequence
The regular node is defined for compatible nodes of pattern graphs. Two nodes u i ∈ V i and u j ∈ V j are compatible if they have the same type and the same number of inputs. Similarly, edge nodes are defined for compatible edges. Edges (u i , v i ) and (u j , v j ) are compatible if node u i is compatible with node u j and node v i is compatible with node v j . Finally, path nodes define compatibility relations between a path and an edge. Path (u i , w i , . . . , v i ) is compatible with edge (u j , v j ) if u i is compatible to u j , v i is compatible to v j and all others nodes on the path can be bypassed. An edge in CG defines mapping compatibility between two nodes. Mapping compatibly respects a number of conditions between these nodes that are specified for all types of nodes in Table 1 . For instance, an edge (u i /u j , u i /u j ) exists in the CG between two regular CG nodes, u i /u j and u i /u j , if both nodes are not constructed from the same nodes of pattern graphs. This removes possibility to map the same nodes of pattern graphs more than once. Similar rules apply to edge and path nodes. An example of a compatibility graph for the two patterns from Figure 2 is presented on Figure 4 . It was obtained with the bypassed node option selected. The ellipse nodes represent regular nodes, squashed rectangles nodes represent edge nodes and square nodes are used to represent path nodes. Nodes encapsulated with solid lines in the CG graph represent the maximal weighted clique found for the merged pattern from Figure 3 .b.
Each node in CG has an associated weight. The weights for regular nodes, edge nodes and path nodes are defined by equations (1-3) . Special considerations are applied to weights of path nodes. If all nodes on the path are bypassed without any additional logic the weight is zero.
Area(u) represents the area of node u and Area(Mux) represents the area of a multiplexer. The weight of a node expresses the area reduction of the merged pattern if a given node is selected for merging. For instance, if node (u i /u j ) is selected the corresponding area reduction is Area(u) + Area(u) − Area(u) − Area(Mux), assuming Area(u) = Area(u i ) = Area(u j ) since two nodes were replaced with one node and a multiplexer. If either (u i , v i )/(u j , v j ) or (u i , w i , . . . , v i )/(u j , v j ) nodes are selected for merging, the merged pattern area is reduced by Area(Mux) or Area(Mux) − Area ((u i , w i , . . . , v i ) respectively because the multiplexer is removed at the end of an edge.
Weighted Clique Model
To be able to compute a maximal weighted clique of CG graph each node u ∈ V c is modeled by finite domain variable Sel u = {0, 1}. Variable Sel u = 1 if the node is a member of a maximal weighted clique and 0 otherwise. A clique in CG is defined by constraint (4). This constraint imposes a condition for each two not connected nodes in the CG graph. At most one of these nodes can have its variable Sel u = 1. In order to find the maximal weighted clique in CG the Sum variable defined by constraint (5) must be maximized. Each weight(u) is defined by equations (1-3) .
In practice, we do not use formulation specified in equation (4) but we use our Clique constraint instead. This makes it possible to handle large clique graphs.
Critical Path Model
The length of the critical path of a pattern can be computed off-line but when the merging algorithm uses bypassed nodes, the size of the critical path can increase. This is the case, for example, for the second pattern from Figure  2 , where its critical path after the merging was increased by the bypassed node "+1" (see Figure 3 .b). To ensure that the length of the critical path does not grow beyond a given value, the length of the pattern's critical path must be limited during the optimization process. This is achieved by replacing an original pattern by a new pattern. In this new pattern, each edge (u j , v j ) ∈ E j from the path node is replaced by a path with an additional special node SN. Figure 5 shows the path node and a part of the pattern modified according to this rule. As the result, pattern P j contains the initial P j regular nodes and special node SN.
Each node u ∈ V j of pattern P j is modeled by two finite domain variables: Start u and Delay u . Variable Delay u for regular nodes defines the latency of the node (denoted as Latency(u)). For special nodes Delay SN u = 0 if the corresponding path node is not selected in the maximal weighted clique and it is equal to the latency of the related path in P i otherwise (constraint (6)). The data dependencies for P j are imposed by constraint (7) . The latency of the critical path is limited by constraint (8) where ONS is a set of output nodes in P j and CPL is an imposed critical path latency.
Model with Multiplexers
When the compatible nodes originated from two patterns share the same node in the resulting merged pattern, multiplexers are often added. Figure 6 shows an example of two shared nodes. The first node needs a multiplexer while the second one does not need it since it shares the entire edge.
It may also happen that multiplexers are added on the critical path. For example, this is the case for the merged pattern depicted in Figure 3 .a. In order to minimize the latency of the merged patterns, it is necessary to impose an adequate condition on the number of multiplexers on the critical path. We achieve this by introducing additional constraints. First, the critical path latency, CPL, is calculated for all patterns P 1 , ..., P K already merged by the pattern merging algorithm described in section 4. This is defined as follows CPL = Max{Latency(P 1 ), ..., Latency(P K )}, where Latency(P i ) computes the latency of pattern P i . In the next step, for each pattern P i with Latency(P i ) = CPL, a SNCP i set is generated. This set contains all nodes found on the critical path of pattern P i . The nodes situated on the critical path have the mobility zero. To express conditions on multiplexers, we create sets SSN u i and SSN u i for each u i ∈ SNCP i . These sets contain Sel u i variables associated to nodes of compatibility graph CG and are defined in the algorithm depicted in Figure 7 . If at least one variable from set SSN u i has value 1 it means that the corresponding node in CG has been selected and node u i is shared in the resulting merged pattern. Similarly, if the value of a variable from set SSN u i is 1, it means that the corresponding node in CG has been selected and the entire edge is merged (the node u i is a destination node in the merged edge).
Each node u i ∈ SNCP j is modeled by two finite domain variables: Start u i and Mux u i . The multiplexer variable Mux u i is defined by the constraint (9) . The value of this variable is 1 if the multiplexer is added and 0 otherwise. The first condition in constraint (9) specifies that a multiplexer already exists. Value T NM u i > 0 if node u i is already shared and 0 otherwise. This variable is set in the update step of the iterative part of the pattern merging algorithm described in section 4. The second condition means that there is no multiplexer yet, but it would be needed when R 1 = 1, since the node is shared in the merged pattern. The next condition defines a situation when a multiplexer does not exist yet, but it would be needed if R 1 = 1 and R 2 = 0. This happens if node u i is shared and the edge with the destination node u i is not. The last condition says that there is no multiplexer and none need to be added.
In order to satisfy the condition about the number of multiplexers on the critical path, constraints (10) and (11) are imposed. Constraint (10) takes into account data dependencies between the nodes in the SNCP i set. These constraints make it possible to calculate the number of multiplexers in pattern P i critical path. Constraint (11) bounds the number of multiplexers. ONS is a set of output nodes in SNCP i and MNM is the maximal allowed number of multiplexers on pattern P i critical paths.
Experimental Results
We have carried out extensive experiments to evaluate the quality of our method for pattern merging. All experiments have been run on 2GHz Intel Core Duo under the Mac OSX operating system. In this paper, we present two classes of examples. The first is an example of EPIC decoder application coming from [9] . The second experiment has been carried out for different sets of patterns identified by our system for MediaBench test suite of DSP applications [8] . Table 2 gathers the detailed results obtained for three experiments carried out for the EPIC decoder application [9] . These experiments were performed using different optimization options. They illustrate the possibility of our system to carry out design space exploration under synthesis constraints. The first experiment corresponds to the original case from [9] , where only node and edge sharing options (N and E) are selected. In this case, our system obtains the same results as those presented in [9] . In the second experiment, the path sharing option has been added (P = 2), which alllows a maximum of two bypassed nodes on a path. This reduces the number of multiplexers by 40% and the number of edges by 16%. In the last experiment, the critical path cannot increase (CP=Yes) due to insertion of bypassed nodes and the number of multiplexers is limited to two (NM=2) on this path. The resulting merged pattern has only increased by two nodes, one edge and one multiplexer comparing to the second experiment. The system found optimal weighted cliques and proved their optimality. Table 3 shows different results obtained for the set of patterns identified by our system for DSP applications from the MediaBench test suite [8] . The area reduction is specified in relation to the area of the set of patterns, and it is expressed in the number of combinational atoms (denoted as CA in Table 3 ) for 32 bits operators. We also specify the number of edges in the merged patterns. For each application from the MediaBench test suite, five experiments with the following options have been carried out (N, E, P, CP and NM are defined as previously).
Exp. The average area reduction (without interconnect area) for five experiments are 66.5%, 67.67%, 41.07%, 50.47%, 66.6% respectively. All weighted cliques found during pattern merging were proved optimal. As an example, Figure  8 shows the execution time for all applications (including the time for the optimality proof) for most restrictive Exp.4 experiment. The average execution time is only 0.1s. The complete example is presented in figures 9, 10 and 11. It shows the patterns obtained by our system for the auto regression filter (ARF), the merged pattern and the corresponding architecture of the reconfigurable ASIP processor respectively. 
Conclusions
In this paper we have presented a new approach to synthesis of reconfigurable cells, based on computational pattern merging. An important novelty of our approach lies in the way we combine different design constraints in synthesis. This is achieved by using a constraint programming framework that makes it possible to combine clique finding, based on compatibility graphs, along with other design constraints. With this method we can generate cells that satisfy design constraint and optimize certain required design aspects.
Our experiments show rather high area reductions while generating different alternative merged cells depending on selected design constraints. For MediaBench test suite we have obtained cells that fulfill design constraints and save between 41% and 67% area.
